System-On-A-Chip Verification: Methodology and Techniques

by Rashinkar, Prakash
ISBN: 9780792372790
Availability:
$124.99

Available Offers


Pickup at {0} Out of stock at {0} Check other stores
FREE -
Ship to Me
$3.99 - Get it Jun 10 - 13
Only 5 left

Overview

System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application.
System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter:
  1. Explanation of the objective involved in performing verification after a given design step;
  2. Features of options available;
  3. When to use a particular option;
  4. How to select an option; and
  5. Limitations of the option.
This exciting new book will be of interest to all designers and test professionals.
  • Format: Hardcover
  • Author: Rashinkar, Prakash
  • ISBN: 9780792372790
  • Condition: Used
  • Dimensions: 9.62 x 1.07
  • Number Of Pages: 372
  • Publication Year: 2000

Customer Reviews (0)

This title hasn’t been rated yet...be the first!